

Main Function and Parameter:

- 500V,2A(Peak),1.2A(Continuous)
- Low-Side MOSFET open-source output

Application:

- Air Fan
- Electric Power Tools

Package



DIP23-FP

SOP23-FP

Order codes	Package	Marking
	DIP23-FP	XP02M50AS0-CD
XP02M50AS0-C	SOP23-FP	XP02M50AS0-CK

Features:

- Active-High interface, works with 3.3V/5V MCU;
- Built-In protection of Shoot through;
- HVIC for Under-voltage Protection;
- HVIC for Under-voltage Protection;
- Isolation Rating: 1500V

Internal Block Diagram



Fig 1: Internal Block Diagram



Pin Configuration





Pin Number	Pin Name	Pin Description
1	COM	IC Common Supply Ground
2	VB(U)	Bias Voltage for U-Phase High-Side MOSFET Driving
3	VCC(U)	Bias Voltage for U-Phase IC and Low-Side MOSFET Driving
4	IN(UH)	Signal Input for U-Phase High-Side
5	IN(UL)	Signal Input for U-Phase Low-Side
6	NC	No Connection
7	VB(V)	Bias Voltage for V-Phase High Side MOSFET Driving
8	VCC(V)	Bias Voltage for V-Phase IC and Low Side MOSFET Driving
9	IN(VH)	Signal Input for V-Phase High-Side
10	IN(VL)	Signal Input for V-Phase Low-Side
11	VTS	Output for HVIC Temperature Sensing
12	VB(W)	Bias Voltage for W-Phase High-Side MOSFET Driving
13	VCC(W)	Bias Voltage for W-Phase IC and Low-Side MOSFET Driving
14	IN(WH)	Signal Input for W-Phase High-Side
15	IN(WL)	Signal Input for W-Phase Low-Side
16	NC	No Connection
17	Р	Positive DC-Link Input
18	U	Output for U-Phase & Bias Voltage Ground for High-Side MOSFET Driving
19	NU	Negative DC-Link Input for U-Phase
20	NV	Negative DC-Link Input for V-Phase
21	V	Output for V-Phase & Bias Voltage Ground for High-Side MOSFET Driving
22	NW	Negative DC-Link Input for W-Phase
23	W	Output for W Phase & Bias Voltage Ground for High-Side MOSFET Driving



Absolute Maximum Ratings (Tj= 25°C, Unless Otherwise Specified)

Inverter Part

Symbol	Parameter	Condition	Ratings	Units
V _{DSS}	Drain-Source Voltage of Each MOSFET		500	V
ID	Each MOSFET Current, Continuous	Tc = 25°C (Tc refer to Fig:5)	1.2	A
I _{DM}	Each MOSFET Pulse Current, Peak	Tc = 25°C, less than 100us	2	A
I _{Drms}	Each MOSFET Current, Rms	Tc = 25°C, F _{PWM} <20KHz	0.85	Arms
PD	Maximum Power Dissipation	$Tc = 25^{\circ}C$, For Each MOSFET	14.2	W

Control Part

Symbol	Parameter	Condition	Ratings	Units
Vcc	Control Supply Voltage	Applied between Vcc and COM	20	V
V _{BS}	High-side Bias Voltage	Applied between VB and VS	20	V
V _{IN}	Input Signal Voltage	Applied between VIN and COM	-0.3~V _{CC} +0.3	V

Bootstrap Diode Part

Symbol	Parameter	Condition	Ratings	Units
V _{RRMB}	Control Supply Voltage		500	V
I _{FB}	High-side Bias Voltage	Tc = 25°C	1	А
I _{FPB}	Input Signal Voltage	Tc = 25°C,Less than 1mS	2.5	А

Total System

Symbol	Parameter	Condition	Ratings	Units
Tj	Operating Junction		-40~150	°C
	Temperature			
T _{STG}	Storage Temperature	$Tc = 25^{\circ}C$	-40~125	°C
V _{ISO}	Isolation Voltage	60Hz, Sinusoidal, AC 1 min, between pins and heat-sink plate	1500	V

NOTE1: To insure safe operation of the IPM, the average junction temperature should be limited to TJ ≤ 150 °C (@Tc ≤ 100 °C).

Thermal Resistance

Symbol	Parameter	Condition	Ratings	Units
Rth(j-c)	Junction to Case Thermal resistance	For Each MOSFET	8.8	°C/W



Electrical Characteristics (TJ= 25°C, Unless Otherwise Specified)

Inverter Part

Symbol	Parameter	Condition	Min	Тур	Max	Unit
BV _{DSS}	Drain – Source Breakdown Voltage	$V_{IN} = 0 V, I_D = 1 mA$ (Note2)	500	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{IN} = 0 V, V_{DS} = 500 V$	-	-	1	mA
V _{SD}	Drain - Source Diode Forward Voltage	$V_{CC} = V_{BS} = 15V, V_{IN} = 0V,$ I _D =-0.5 A	-	0.8	-	V
R _{DS(on)}	Drain-Source	$V_{CC} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V},$	-	2.5	3.3	ohm
	Turn-On Resistance	I _D =0.5 A				
t _{ON}			-	800	-	nS
t _{OFF}		$V_{PN} = 300 \text{ V}, \text{ V}_{CC} =$	-	450	-	nS
t _{rr}	Switching Times	$V_{BS} = 15 \text{ V}, \ I_D = 0.5$	-	200	-	nS
Eon		A, $V_{IN} = 0/5 V$,	-	38	-	uJ
EOFF		Inductive L = 3 mH (Note3)	-	8	-	uJ
R _{BSOA}	Reverse Bias Safe Operating Area	$V_{PN} = 400 V, V_{CC} = V_{BS} = 15 V,$ $I_D = I_{DP}, V_{DS} = BV_{DSS}, T = 150^{\circ}C$		Full so	quare	

NOTE 2: BV_{DSS} is the absolute maximum voltage rating between drain and source terminal of each FRFET inside SPM®. VPN should be sufficiently less than this value considering the effect of the stray inductance so that VDS should not exceed BVDSS in any case.

NOTE 3: t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applcations due to the effect of different printed circuit boards and wirings. Please see Fig 3 for the switching time definition.

Symbol	Parameter	Со	ndition	Min	Тур	Мах	Unit
Ιαςς	Quiescent VCC Supply Current	$V_{CC} = 15V$ $V_{IN} = 5V$	Applied between VCC and COM	-	-	510	uA
I _{QB}	Quiescent VBS Supply Current	V _{DB} = 15V V _{IN} = 5V	Applied between VB(U) -U,VB(V) - V, VB(W) -W	-	-	210	uA
UV _{CCD}	Low-Side Under-	VCC Under-Voltage Protection Detection Level		7.4	8.4	9.4	V
UV _{CCR}	Voltage Protection VCC Under-Voltage Protection Reset Level		e Protection	8.0	8.9	9.8	V
UV _{BSD}	High-Side Under-	VBS Under-Voltag	e Protection	7.4	8.4	9.4	V
UV _{BSR}	Voltage Protection	VBS Under-Voltage Protection Reset Level		8.0	8.9	9.8	V
V _{TS}	HVIC Temperature Sensing Voltage Output	$V_{CC} = 15 \text{ V}, \text{T}_{HVIC} =$	$V_{CC} = 15 \text{ V}, \text{ T}_{HVIC} = 25^{\circ}\text{C} \text{ (Figure 4)}$		0.79	0.98	V
ViH	Threshold Voltage	Logic HIGH Level, Applied between VIN and COM		-	-	2.9	V
VIL	OFF Threshold Voltage	Logic Low Level, A and COM	pplied between VIN	0.8	-	-	V

Control Part



VLASO-C

V _{F(BSD)}	BSD Forward voltage	I _F = 0.1 A, TC = 25°C	-	1.35	1.8	V
t _{rr(BSD)}	Reverse Recovery Time	I _F = 0.1 A, TC = 25°C	-	80	-	nS

Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Vpn	Supply Voltage	Applied between P and N	-	300	400	V
Vcc	Control Supply Voltage	Applied between VCC and COM	13.5	15.0	16.5	V
VBS	High-Side Bias Voltage	Applied between VB and VS	13.5	15.0	16.5	V
VIN(ON)	Input ON Threshold Voltage	Applied between VIN and COM	3.0	-	Vcc	V
VIN(OFF)	Input OFF Threshold Voltage	Applied between VIN and COM	0	-	0.6	V
tdead	Blanking Time for Preventing Arm-Shor	VCC = VBS = 13.5 ~ 16.5 V, Ti <150°C	1.0	-	-	us
Fрwм	PWM Switching Frequency	Tj <150°C	-	15	-	KHz













Application Circuit



Fig 8: Recommended CPU Interface and Bootstrap Circuit with Parameters

NOTE 4: Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is an example of: C1=C2=4.7uF.

NOTE 5: RC coupling(R5 and C5) and C4 at each input of SPM® and MCU may be used to prevent improper signal due to surge noise. Signal input of SPM® is compatible with standard CMOS or LSTTL outputs.



Fig 9: Example of Application Circuit



NOTE 6: , Input drive is High-Active type. There is a $500k\Omega(typ.)$ pull-down resistor integrated in the IC input circuit. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.

NOTE 7: The voltage drop across R3 affects the low side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low side MOSFET. For this reason, the voltage drop across R3 should be less than 1V in the steady-state.

NOTE 8: Thanks for HVIC inside modules, direct coupling to MCU without any opto-coupler or transformer isolation is possible.

NOTE 9: Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.

NOTE 10: To prevent erroneous protection, the wiring of A, B, C should be as short as possible.

NOTE 11: The time constant R4 \sim C3 of the protection circuit should be selected in the range of 1.0-2µs. SC interrupting time might vary with the wiring pattern. Tight tolerance, temp-compensated type is recommended for R4, C3.

NOTE 12: All capacitors should be mounted as close to the terminals of the IPM as possible.

NOTE 13: To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally, a $0.1-0.22\mu$ F snubber between the P-N1 terminals is recommended.

NOTE 14: The terminals of VTS is used to temperature detection, if you don't want to use it, please pull-down the terminal with a 100 K Ω resistor to GND. No connection is forbidden.



Detailed Package Outline Drawings

DIP23-FP









(unit:mm)



Detailed Package Outline Drawings

SOP23-FP









(unit:mm)